

**In the Claims:**

The claims are as follows:

1. (Previously presented) A method for forming an electronic structure, comprising the steps of:  
providing a substrate; and  
soldering a lead-free solder member to the substrate without using a joining solder to effectuate the soldering, wherein the solder member consists essentially of a tin-antimony alloy, and wherein the tin-antimony alloy consists of about 3% to about 15% antimony by weight and a remainder consisting essentially of tin by weight.
2. (Previously presented) The method of claim 1, wherein the tin-antimony alloy includes about 5% to about 10% antimony by weight.
3. (Original) The method of claim 1, wherein the soldering step includes reflowing the solder member.
4. (Original) The method of claim 1, wherein the soldering step reduces a height of the solder member between about 25% and about 30%.
5. (Original) The method of claim 1, wherein the substrate includes a ceramic ball grid array (CBGA) module or a plastic ball grid array (PBGA) module.

6. (Original) The method of claim 1, wherein the substrate includes a semiconductor chip.

7. (Previously presented) A method for forming an electronic structure, comprising the steps of:

providing a first substrate and a second substrate;

soldering a lead-free solder member to the first substrate without using a joining solder to effectuate the soldering, wherein the solder member consists essentially of a tin-antimony alloy, and wherein the tin-antimony alloy consists of about 3% to about 15% antimony by weight and a remainder consisting essentially of tin by weight; and

soldering the solder member to the second substrate with a lead-free joiner solder.

8. (Original) The method of claim 7, wherein the tin-antimony alloy includes about 5% to about 10% antimony by weight.

9. (Original) The method of claim 7, wherein the step of soldering the solder member to the second substrate includes reflowing the joiner solder at a temperature above a liquidus temperature of the joiner solder and below a highest temperature which will not damage any portion of the electronic structure.

10. (Original) The method of claim 7, wherein the step of soldering the solder member to the second substrate includes reflowing the joiner solder at a temperature above a liquidus temperature of the joiner solder and below about 250 °C.

11. (Canceled)

12. (Previously presented) The method of claim 7, wherein the joiner solder consists essentially of a tin-silver-copper alloy, wherein the tin-silver-copper alloy consists essentially of by weight about 95.5-96.0% tin, about 3.5-4.0% silver, and about 0.5-1.0% copper.

13. (Original) The method of claim 12, wherein the step of soldering the solder member to the second substrate includes reflowing the joiner solder at a temperature between about 230 °C and about 250 °C.

14. (Original) The method of claim 7, wherein the step of soldering the solder member to the second substrate includes melting the solder member.

15. (Original) The method of claim 14, wherein the step of soldering the solder member to the second substrate includes intermixing the tin-antimony alloy with the joiner solder.

16. (Original) The method of claim 7, wherein the step of soldering the solder member to the second substrate does not include melting the solder member.

17. (Original) The method of claim 16, wherein the step of soldering the solder member to the second substrate does not include intermixing the tin-antimony alloy with the joiner solder.

09/779,812

4

18. (Original) The method of claim 7, wherein the first substrate includes a ceramic ball grid array (CBGA) module or a plastic ball grid array (PBGA) module.

19. (Original) The method of claim 7, wherein the first substrate includes a semiconductor chip.

20. (Original) An electronic structure, comprising:

a substrate;

a lead-free solder member soldered to the substrate with no joining solder between the solder member and the substrate, wherein the solder member consists essentially of a tin-antimony alloy, and wherein the tin-antimony alloy consists of about 3% to about 15% antimony by weight and a remainder consisting essentially of tin by weight.

21. (Previously presented) The electronic structure of claim 20, wherein the tin-antimony alloy includes about 5% to about 10% antimony by weight.

22. (Original) The electronic structure of claim 20, wherein the substrate includes a ceramic ball grid array (CBGA) module or a plastic ball grid array (PBGA) module.

23. (Original) The electronic structure of claim 20, wherein the substrate includes a semiconductor chip.

24. (Previously presented) An electronic structure, comprising:

a first substrate;

a second substrate; and

a lead-free solder member soldered to the first substrate with no joining solder between the solder member and the first substrate, wherein the solder member is soldered to the second substrate with a lead-free joiner solder, wherein the solder member consists essentially of a tin-antimony alloy, and wherein the tin-antimony alloy consists of about 3% to about 15% antimony by weight and a remainder consisting essentially of tin by weight.

25. (Previously presented) The electronic structure of claim 24, wherein the tin-antimony alloy includes about 5% to about 10% antimony by weight.

26. (Previously presented) The electronic structure of claim 24, wherein the tin-antimony alloy is intermixed with the joiner solder.

27. (Previously presented) The electronic structure of claim 24, wherein the tin-antimony alloy is not intermixed with the joiner solder.

28. (Previously presented) The electronic structure of claim 24, wherein the joiner solder consists essentially of a tin-silver-copper alloy, wherein the tin-silver-copper alloy consists essentially of by weight about 95.5-96.0% tin, about 3.5-4.0% silver, and about 0.5-1.0% copper.

29. (Previously presented) The electronic structure of claim 24, wherein the first substrate includes a ceramic ball grid array (CBGA) module or a plastic ball grid array (PBGA) module.

30. (Original) The electronic structure of claim 24, wherein the first substrate includes a semiconductor chip.

31. (Original) The method of claim 1, wherein the solder member is a solder ball.

32. (Original) The method of claim 7, wherein the solder member is a solder ball.

33. (Original) The method of claim 20, wherein the solder member is a solder ball.

34. (Original) The method of claim 24, wherein the solder member is a solder ball.

35. (Original) The method of claim 1, wherein the tin-antimony alloy includes more than 10% antimony by weight.

36. (Original) The method of claim 20, wherein the tin-antimony alloy includes more than 10% antimony by weight.

**REMARKS**

09/779,812

7